- Titanium-Tungsten (Ti-W) Fuse Links for Fast, Low-Voltage, Reliable Programming
- All Schottky-Clamped PROM's Offer:
 Fast Chip Select to Simplify System Decode
 Choice of Three-State or Open-Collector Outputs
 P-N-P Inputs for Reduced Loading on
 System Buffers/Drivers
- Full Decoding and Chip Select Simplify System Design
- Applications Include:
 Microprogramming/Firmware Loaders
 Code Converters/Character Generators
 Translators/Emulators
 Address Mapping/Look-Up Tables

TVDE NIIMDE	R (PACKAGES)	BIT SIZE	ОПТРИТ	TYPICAL PER	RFORMANCE
-55°C to 125°C	0°C to 70°C	(ORGANIZATION)	CONFIGURATION	ADDRESS ACCESS TIME	POWER DISSIPATION
8N54S188(J, W)	SN74S188(J, N)	256 bits	open-collector		
SN54S288(J, W)	SN74S288(J, N)	(32 W × 8 B)	three-state	25 ns	400 mW
8N54S287(J, W)	SN74S287(J, N)	1024 bits	three-state		
8N54S387(J, W)	SN74S387(J, N)	(256 W x 4 B)	open-collector	42 ns	500 mW
SN54S470(J)	SN74S470(J, N)	2048 bits	open-collector		
8N54S471(J)	SN74S471(J, N)	(256 W × 8 B)	three-state	50 ns	550 mW
SN54S472(J)	SN74S472(J, N)	4096 bits	three-state		
SN54S473(J)	SN74S473(J, N)	(512 W x 8 B)	open-collector	55 ns	600 mW
SN54S474(J, W)	SN74S474(J, N)	4096 bits	three-state		
SN54S475(J, W)	SN74S475(J, N)	(512 W x 8 B)	open-collector	55 ns	600 mW

256 BITS	1024 BITS	2048 BITS	4096 BITS	4096 BITS
(32 WORDS BY 8 BITS)	(256 WORDS BY 4 BITS)	(256 WORDS BY 8 BITS)	(512 WORDS BY 8 BITS)	(512 WORDS BY 8 BITS)
'8188, '8288	(8287, (8387	'8470, '8471	(8472, '8473	'8474, '8475
DO 1 10 16 VCC 50 2 2 C 16 \$ \$ 14 AD \$ 00 4 4 C 17 AD \$ 00 8 C 17 AD \$ 00 7 7 C 10 AD \$ 00 7 7 C 10 AD \$ 00 8 C 17 AD \$ 00 8 C	AD G 10 D16 YCC D15 AD M D16 31 AD M SC D15 AD M D16 32 D13 31 AD M SC D12 D0 1 AD 8 SC D12 D0 1 D0 2 AD C 71 D0 D3 GND 81 D0 4	AD A 1 C D19 AD H AD B 2C D19 AD H D18 AD B AD G AD D 4C D17 AD F D16 \$2 D0 1 8C D13 BC D13 D0 7 D0 4 8C D13 D0 5 GND 18C D11 D0 5 Lies are the same for all packs	AD A 1 C	AD N 1 C

description

These monolithic TTL programmable read-only memories (PROM's) feature titanium-tungsten (Ti-W) fuse links with each link designed to program in one millisecond or less. These PROM's offer considerable flexibility for upgrading existing designs or improving new designs as they feature full Schottky clamping for improved performance, low-current MOS-compatible p-n-p inputs, choice of bus-driving three-state or open-collector outputs, and improved chip-select access times.

The high-complexity 2048- and 4096-bit 20-pin PROM's can be used to significantly improve system density for fixed memories as all are offered in a dual-in-line package having pin-row spacings of 0.300 inch.





description (continued)

Data can be electronically programmed, as desired, at any bit location in accordance with the programming procedure. specified. All PROM's, except the 'S287 and 'S387, are supplied with a low-logic-level output condition stored at each bit location. The programming procedure open-circuits Ti-W metal links, which reverses the stored logic level at selected locations. The procedure is irreversible; once altered, the output for that bit location is permanently programmed. Outputs never having been altered may later be programmed to supply the opposite output level. Operation of the unit within the recommended operating conditions will not alter the memory content.

Active level(s) at the chip-select input(s) enables all of the outputs. An inactive level at any chip-select input causes all outputs to be off.


The three-state output offers the convenience of an open-collector output with the speed of a totem-pole output; it can be bus-connected to other similar outputs yet it retains the fast rise time characteristic of the TTL totem-pole output. The open-collector output offers the capability of direct interface with a data line having a passive pull-up.

schematics of inputs and outputs


'S188, 'S287, 'S288, 'S387, 'S470, 'S471, 'S472, 'S473, 'S474, 'S475

FOUIVALENT OF EACH INPUT vcc-INPUT

'S188, 'S387, '\$470, '\$473, '\$475



'S287, 'S288, 'S471, 'S472, 'S474



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (see Note 1) .													٠.								7 V
Input voltage																					5.5 V
Off-state output voltage																					
Operating free-air temperature ra	nge:																				125°C
			SN	74	S'	Cir	rcu	its											o°	C t	to 70°C
Storage temperature range																	_	65	°C	to	, 150°C

recommended conditions for programming

		SN5	SN54S', SN74S'				
		MIN	NOM	MAX	UNIT		
Supply voltage, VCC (see Note 1)	Steady state	4.75	5	5.75	v		
Supply voicege, vCC (see 140te 1)	Program pulse	10	10.5	11†] ' _		
Input voltage	High level, V _{IH}	2.4		5	V		
mput voltage	Low level, VIL	0		0.5	1 *		
Termination of all outputs except the one to be programmed		See	load cir	cuit			
remination of an outputs except the one to be programmed							
Voltage applied to output to be programmed, VO(pr) (see Note 2)		0	0.25	0.3	٧		
Duration of V _{CC} programming pulse Y (see Figure 2 and Note 3)		0.9	1	10	ms		
Programming duty cycle			25	35	%		
Free-air temperature		0		55	°c		

[†]Absolute maximum ratings.

NOTES: 1. Voltage values are with respect to network ground terminal. The supply-voltage rating does not apply during programming.

2. The 'S188, 'S288, 'S470, 'S471, 'S472, 'S473, 'S474, and 'S475 are supplied with all bit locations containing a low logic level, and programming a bit changes the output of the bit to high logic level. The 'S287 and 'S387 are supplied with all bit outputs at a high

logic level, and programming a bit changes it to a low logic level. Programming is guaranteed if the pulse applied is 0.9 ms long.



step-by-step programming procedure

- 1. Apply steady-state supply voltage (VCC = 5 V) and address the word to be programmed.
- 2. Verify that the bit location needs to be programmed. If not, proceed to the next bit.
- 3. If the bit requires programming, disable the outputs by applying a high-logic-level voltage to the chip-select input(s).
- 4. Only one bit location is programmed at a time. Connect each output not being programmed to 5 V through 3.9 kΩ and apply the voltage specified in the table to the output to be programmed. Maximum current out of the programming output supply during programming is 150 mA.
- 5. Step VCC to 10.5 V nominal. Maximum supply current required during programming is 750 mA.
- Apply a low-logic-level voltage to the chip-select input(s). This should occur between 10 μs and 1 ms after V_{CC} has reached its 10.5-V level. See programming sequence of Figure 2.
- 7. After the X pulse time (1 ms) is reached, a high logic level is applied to the chip-select inputs to disable the outputs.
- 8. Within 10 μs to 1 ms after the chip-select input(s) reach a high logic level, V_{CC} should be stepped down to 5 V at which level verification can be accomplished.
- The chip-select input(s) may be taken to a low logic level (to permit program verification) 10 μs or more after V_{CC} reaches its steady-state value of 5 V.
- 10. At a Y pulse duty cycle of 35% or less, repeat steps 1 through 8 for each output where it is desired to program a bit.

NOTE: Only one programming attempt per bit is recommended.

5 V OUTPUT _______ 3.9 km

LOAD CIRCUIT FOR EACH OUTPUT NOT BEING PROGRAMMED OR FOR PROGRAM VERIFICATION FIGURE 1




FIGURE 2-VOLTAGE WAVEFORMS FOR PROGRAMMING



SERIES 54S/74S PROGRAMMABLE READ-ONLY MEMORIES WITH 3-STATE OUTPUTS

recommended operating conditions

		'S287, 'S471			'S288			's	J		
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Construction V	Series 54S	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	
Supply voltage, VCC	Series 74S	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	1 ~
1 Park Assault	Series 54S			-2			-2			-2	
High-level output current, IOH	Series 74S			-6.5			-6.5			-6.5	mA
Low-level output current, IOL				16			20			12	mΑ
Operating free-air temperature, TA	Series 54S	-55	-	125♦	-55		125	-55		125	°c
	Series 74S	0		70	0		70	0		70	1


electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	24244555	TEST COND.			SN54S'			SN745		
	PARAMETER	TEST CONDI	IIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.8			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN,	t _I = -18 mA			-1.2			-1.2	V
Voн	High-level output voltage	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = MAX	2.4	3.4		2.4	3.2		٧
VOL	Low-level output voltage	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = MAX			0.5			0.5	٧
lоzн	Off-state output current, high-level voltage applied	V _{CC} = MAX, V _O = 2.4 V	V _{IH} = 2 V,			50			50	μА
lozL	Off-state output current, low-level voltage applied	V _{CC} = MAX, V _O = 0.5 V	V _{IH} = 2 V,			-50			-50	μА
Ιſ	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 5.5 V			1			1	mA
Чн	High-level input current	V _{CC} = MAX,	V _I = 2.7 V			25			25	μА
11L	Low-level input current	V _{CC} = MAX,	V _I = 0.5 V			-250			-250	μА
los	Short-circuit output current §	V _{CC} = MAX		-30		-100	-30		-100	mA
	_	V _{CC} = MAX, Chip select(s) at 0 V,	'S287 'S288		100 80	135 110		100 80	135 110	1
'cc	Supply current	Outputs open,	'S471		110	155		110	155	mA
		See Note 4	'S472, 'S474		120	155		120	155	

switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

TYPE	TEST CONDITIONS	Access t	ime from	Access t	(ns) ime from enable time)	tpXZ (ns) Disable time from high or low level		
		TYP‡	MAX	TYP‡	MAX	TYP‡	MAX	
SN54S287		42	75	15	40	12	40	
SN74S287		42	65	15	35	12	35	
SN54S288	C _L = 30 pF for	25	50	12	30	8	30	
SN74S288	ta(ad) and ta(S)	25	40	12	25	8	20	
SN54S471	5 pF for tpxz;	50	80	20	40	15	35	
SN74S471	R _L = 300 Ω;	50	70	20	35	15	30	
SN54S472, SN54S474	See Figure 4	55	85	20	45	15	40	
SN74S472, SN74S474		55	75	20	40	15	35	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
‡All typical values are at V_{CC} = 5 V, T_A = 25° C.
§Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
♦An SN54S287 in the W package operating at free-air temperatures above 108° C requires a heat sink that provides a thermal resistance from case-to-free-air, R₉C_A, of not more than 42° C/W,
NOTE 4: The typical values of I_{CC} shown are with all outputs low.





SERIES 54S/74S PROGRAMMABLE READ-ONLY MEMORIES WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

4		' \$188			'S387, 'S470			'S	UNIT		
-		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNII
Supply voltage Va-	Series 54S	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	
Supply voltage, V _{CC}	Series 74S	4.75	5	5.25	4.75	5	5.25	4.75	5	5,25	\ \ \ _
High-level output voltage, VOH				5.5			5.5			5.5	V
Low-level output current, IOL				20			16			12	mA
Onessian from air towns are T	Series 54S	-55	-	125	-55		125♦	-55		125	°c
Operating free-air temperature, TA	Series 74S	0		70	0		70	0		70] [

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONST	MIN TYP‡	MAX	UNIT
VIH	High-level input voltage			2		V
VIL	Low-level input voltage				0.8	V
VIK	Input clamp voltage	V _{CC} = MIN,	I _I = -18 mA	1	-1.2	٧
lou	High-level output current	V _{CC} = MIN, V _{IH} = 2 V,	V _{OH} = 2.4 V		50	μА
ЮН	nigh-level output current	V _{IL} = 0.8 V	V _{OH} = 5.5 V		100	"
V	Low-level output voltage	V _{CC} = MIN,	V _{IH} = 2 V,		0.5	v
VOL	Low-rever output vortage	V _{IL} = 0.8 V,	IOL = MAX		0.5	\ \ \
11	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 5.5 V		1	mA
ΊΗ	High-level input current	V _{CC} = MAX,	V ₁ = 2.7 V		25	μА
l _{IL}	Low-level input current	V _{CC} = MAX,	V _I = 0.5 V		-250	μА
		V _{CC} = MAX,	'S188	80	110	
1	Construction of the Constr	Chip select(s) at 0 V,	'S387	100	135] ^
ICC	Supply current	Outputs open,	'S470	110	155	mA
		See Note 4	'S473; 'S475	120	155	

switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)


TYPE	TEST CONDITIONS	address chip select (enable time)		Access time from chip select (enable time)		Propagation low-to-high	idelay time, -level output ct (disable time)
		TYP‡	MAX	TYP#	MAX	TYP‡	MAX
SN54S188		25	50	12	30	12	30
SN74S188]	25	40	12	25	12	25
SN54S387	C _L = 30 pF,	42	75	15	40	15	40
\$N74S387	$R_{L1} = 300 \Omega$,	42	65	15	35	15	35
8N54S470	$R_{L2} = 600 \Omega$,	50	80	20	40	15	35
\$N74\$4 70	See Figure 3	50	70	20	35	15	30
8N54S473, SN54S475]	5 5	85	20	45	15	40
SN74S473, SN74S475]	55	75	20	40	15	35

^{*}For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C, ♦An SN54S387 in the W package operating at free-air temperatures above 108°C requires a heat sink that provides a thermal resistance from case-to-free-sir, $R_{\theta,C,A}$, of not more than 42° C/W. NOTE 4: The typical values of I_{CC} shown are with all outputs low.

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

VOLTAGE WAVEFORMS

NOTES:

- A. The input pulse generator has the following characteristics: $Z_{out} \approx 50 \ \Omega$, PRR \leq 1 MHz, $t_r \leq$ 2.5 ns, and $t_f \leq$ 2.5 ns.
- B. C_L includes probe and jig capacitance.
- C. The pulse generator is connected to the input under test. The other inputs, memory content permitting, are connected so that the input will switch the output under test .

FIGURE 3 - SWITCHING TIMES OF '\$188, '\$470, '\$387, '\$473, AND '\$475



- NOTES: A. When measuring access times from address inputs, the chip-select input(s) is(are) low.
 - B. When measuring access and disable times from chip-select input(s), the address inputs are steady-state.
 - C. Waveform 1 is for the output with internal conditions such that the output is low except when disabled. Waveform 2 is for the output with internal conditions such that the output is high except when disabled.
 - D. Input waveforms are supplied by pulse generators having the following characteristics: $t_r \le 2.5$ ns, $t_f \le 2.5$ ns, PRR ≤ 1 MHz, and $Z_{out} \approx 50 \ \Omega$.

FIGURE 4 - SWITCHING TIMES OF 'S287, 'S288, 'S471, 'S472, AND 'S474



PRINTED IN U.S.A.

Il cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POS